

PATENT ABSTRACTS OF JAPAN

(11) Publication number: 01284132 A

(43) Date of publication of application: 15 . 11 . 89

(51) Int, CI

H04L 7/08 H03L 7/08 H04J 3/07

(21) Application number: 63114265

(71) Applicant:

FUJITSU LTD

KOSUGI TORU FURUKAWA TAKAHIRO NOZAWA AKIRA


(54) PHASE COMPARISON CIRCUIT

(57) Abstract

PURPOSE: To prevent a control error from being given to a clock generating means by providing a synchronizing means to restrike a compared result output to be outputted from a comparing means by a read reference signal to be outputted from the clock generating means.

constitutions the write clock aphly; of a first phase of timing for writing data in the memory of a first stage and the read clock aphly; I of the first phase of the first stage are phase-compared by a comparing means 81, and the compared result output is restrict by the timing of the read reference signal 5 for accessing a read clock generating means 30 to be outputted from the clock generating means 30 to be outputted from the clock generating means 70 by the synchronizing means 82. Thus, the phase relative position of a read clock against a write clock can be always maintained at a fixed position regardless of both the number of memory stages and the duty factor of the clock to be standard and beatless, without giving the control error to the clock generating means 70.

COPYRIGHT: (C) 1989, JPO&Japio



母日本国特許庁(JP)

日本野出版公開

母公開特許公報(A)

平1-284132 「

Sint CL 4

母公開 平成1年(1989)11月15日 ·

A-6914-5K Z-8731-5} 6914-5K書遊錦中 未建中 禁中項の数 I (全7頁)

栃木県小山市城東3丁目28番1号 富士通ディジタル・テ

公発明の名称 位相比较回路

> **銀 昭昭-114205 ⊕**## 曜 昭63(1988)5月11日

> > . ÷.

栃木県小山市被軍3丁目28番1号 富士通ディジタル・テ

クノロジ株式会社内 栃木県小山市城東3丁目28番1号 富士通デイジタル・テ クノロジ株式会社内

クノロジ株式会社内 神奈川県川崎市中原区上小田中1015番地

弁理士 井桁 貞一

の気し窓の放出しクロッタ(チし)と、叙記入力

特局平1-284132 (2)

スするための所立選定の設出し基準は今にて自己の交換を行うことにより同期を取っている。 比較手段から出力する比較格果出力を打ち食す阿

(座景上の利用分野)

本急明は、データの普込みクロックと放出しか ロックの位相比較結果により、原定自定発展関連 政をずして所定速度のクロックを見失するフェー ズロックアループの出力を製造する位指上値回路

例えば、ディジタル伝送方式で正しく数号を再

このような場合におけるパルススタッフの選乗 征倒では、パッファメモリ、政忠しタロック。 春 込みクロッタと、位相比較国路、電圧関係免益到 れ示す。

フューズロックタループからなるクロック党生手。 ロックドループ (単下PLLと称する) を用いて、

かかる変換がパッファメモリの意致の変更やク ロックのデューティ比特に無関係に行われ、しか

、 第4回は従来例を共鳴するプロック回、第5回 の従来所における処理状況を配明する間をそれぞ

爲(以下VCOと界する)等からなるフェーズ 第4回に示す従来例はノモリlの設住者をビッ

トにした中の例であり、この時位指比較回路して 比較するクロック技術として3個音の書込みク ロックチン(=チェ/ミ)と、1相目の数出しク ロックチしとした集合である。

者込みチロック党生国第3は者込みデータのと 質問して送られて乗る書込み基準クロックのから ・・・この各種の書込みクロックをしつりなはメモリ 1 のっぱ (ピット) にそれぞれ対応したものとな 各種の放出しクロックター~チェも同様にメモリ 10m尺(ピット)にそれぞれ対応したものとな

メモリしはシリアルで入力する書込みダータの ト) モバラレルに支換して書込み保持し、洗出し

クロック発生回数 5 は独出しタロック発生回路

した(以下DPLLと称する)をなし、位相比値 国路もからの比較は果信号を直接成分にして、そ の大小直は成分にて自定発展周載数を収え、これ そ誘出し昔甲クロックのとして発生している。

角、DPLLの基本的構成としては、ディジナ ル皮質した入力は今モディグタル電圧列群発展器 a 初の書込みクロックグ~グェチ交換する。 (以下▼COと数する) から出力するほ子と位程

この時のメモザミを設出す位担としては、会込 カクロックチ1~チ5の中間の政権役置から総由

-202-

から、メモリ1に対する普込みデータのタイミ ソダと独出すタミングとは非問題でしかも速度も 異なるため、メモテミへデータを考込み配金した と同時に独出しを加達すると、ロデータを改竄す 可能性があり、又メセリミへデータの登込みが選 了してから提出しも関始すると処理時間が長くなべ 4年の問題が発生する。

使って、上述のシピットのデータ人~Bの場合 は、古込みクロッチト3にてデータでが存込み枠 アレた時点からデータ人の放出しも弱地するよう

数一て、放射比較回路(は書込みクロックタミ ポー政した場合にはその比較結果由力は" 4 " レ

タロック発生回路5はこの比較結果哲学の「に よう、故念し古年クロックのの知道を展留する。 回う、第5回(8)に示すように比較結果な子 の「好"日"の時はクロック発生医器5は国際を 避くし、"し"の時は浮草を基くするように新御

足って、ガリ団·(C) に示すように、音込みク ロッチチスを中心に数応しタロックラーのな程は 冷酷的に変なに働くことになる。

上述の男も遊に呆す従来既にむて、例えばよそ リ」の意致をよピットから18ピットに変更し、 1とで行うと、第3頭(0)で示すように製造し チョッチチョの収集の余器に起らつきが進じるこ

即ち、前水路がまピットで洗水器がまピットと ばらつき、このばらつきの概によってはデータ以 立しがロデータを放出す可能性があるため、位相 比較位置を負担目にすることにより向後の余符を なったする必要がある。

ロックチ[と数出しタロッチチ]との位権を比較 する1つのフリップフロップ質易(草下P、才風)

誰と称する」 61. 62を守む、ず、ア四路61. 6.3.の以力を誘角的設度和する排胎的設度和預測 (以下は一〇R西路と称する) もろとを何えて様で.

又、この時のクロック発生団路7を様成するP

後って、誰の菌に示す従来例では、メモリ丘及 を支充しても比較する位和位置を支援する必要が なく、しかも基準となるクロックのデューティ

上述のように多く図に示す促決例では、メモリ 型型を変更する点に比較する位相位置を変更する

点当日をかける可能性があった。

本処男は、メモリ最故にも香味となるクロック のデューティファクタにも無関係でしかもクロッ ク発生因為に対して試験値をかけることがない位 相比较別路を実現することを目的とする。

(理解を経済するための手段)

第1回に示す本発明の双環プロック圏中の3~は 進数数のメモリ に普込まれている人力データモ森 しクロックの位置が中心位置に設定するためには、 出すためにメモリ 数に対応して確重機の提出しタ

-203-

特局平1-284132 (4)

ロックチェーチョを発生する数出しクロック発生 平改19か6の第1組の数以しクロックチェと、 人力データと同一選択を有するタロックに基づき、 人力データをメモザの一級目へ容込むための事! 和の志込みタロックチェとの位相を比較する比較

8 1 は所定自走及張河流放を有するフェーズ ロックドループからなるタロック発生予度7 8 か ら出力する放出しクロック発生予度7 8 をアクセ スするための形定過度の思想しる準値号のにて比 位手及8 1 から出力する比較結果出力を打ち載す 間級手段である。

かかる手点を放えることにより水気辺を解決するための平点とする。

(作用)

「数目のノモリに対してデータを言込むための タイミングである「韓日の容込みクロックを「と 「数目のノモリからデータを放出すためのタイミ ングアネム「毎日の20かしのロックターとを比較 手費 8 1 にて位相比較し、その比較結構の力を同期手段 8 2 にてクロック 発生手段 7 0 から山力する股出しクロック発生手段 3 0 をアクセスするための原由し高端クロックのティミングで打ち取すことによう、メモリ登数にも基準となるクロックのデューティファクタにも無関係でしかもクロック製生手段 7 0 に対して試制部をかけることがなく、お込みクロックに対する成出しクロックの技術比較位似を常に一定攻撃で確保することが可能となる。

(女性例)

以下本発明の要別を終る面。第3回に示す実施 例により具体的に必要する。

2.1 団は本発明の支援側を及明するプロック団、 第.2 団は本発明の支援側における処理は及を説明 する団をそれぞれ示す。 角、全団を置じて関一符 号は同一対象物を示す。

四年 第1回に示す本系列の位移比較手数8 Crit 以下 ・24 に反列する機能プロックを崩える位相比較回路8

日本の文統例であり、第1回で展明した比較手段 81として、第⁴回で展明した3つのF。F回森 61、62と日-○R回路63か6なる比較郵8 1a。

周期手段 5 2 として、インパータ回路 5 3 b と 2 つの P. F回路 8 2 c. 8 2 4 からなる問題部 8 2 c から様成した例である。

又、本実施例のメモリ ! は恋も図で型引したのと同じ内容するでするメモリ収款が5 ピットの場合であり、その時の者込みグロック * 1 ー * 5 と 以近しグロッグ * 1 ー * 5 の位相比較は、第1祖 日である書込みグロック * 1 と以由しグロック * 1 で作うものとする。

この3つのグロッグの14正数する比数数81 の助力は、第3関(C)の上級の体号(位限比数の"で示す)となり、これも同居数822で設 地心心域クロック(位号)ので打ち底し同到処域 したは分が、第3関(C)の下級に示す位号(局 無位和比較出力ので示す)である。

本実施房のクロック先生田路?りまは第7回で

は可したのと同一の内容を有するもので、詳細部ままの出力の"R"の時間と"L"の時間差を 組分し、この型の和がある値に達した時に認出し 基準タロック(佐今)のの開発を変える制御を行 もんのである。


点、この時間報館 * * * * の出力のは親国し張琳 クロック (信号) Gと問題しているため、クロック り発生団動 7 0 * に対して誘調研を受けることが 彼止される。

(発明の効果)


以上のような本量列によれば、メモリ政政にも 基準となるタロックのデューティファクタにも観 関係でしかも独立しタロックを作成するための基準性学を発生するクロック発生問題に対しても終 製資をかけることがない位权比較回路を表現する ことが収集も、


し 国際の信仰な思想 第1回は本発明の原理を是明するプロック国。

-204-



-205-





からなる時になりなっている

地点在条约:BU + 在开放上,提出T 6户

(19) Japanese Patent Office (JP)

(11) Patent Application Publication

(12) Laid-Open Patent Publication (A) Hei 1-284132

(43) Publication: November 15, 1989	Offi∝ File No.	Identification Code	(51) Int. CL4	
•	A-6914-5K		7/08	H04L
•	Z-8731-5J		7/08	HO3L
Examination request: Not requested	6914-5K		3/07	H04J
No. of claims: 1	`.	·		
(Total of 7 pages)				

- (54) Title of the Invention: Phase comparison circuit
- (21) Patent Application: Sho 63-114205
- (22) Application: May 11, 1988
- (72) Inventor: Atsushi Kosugi
 - c/o Fujitsu Digital Technology Co., Ltd.
 - 3-28-1 Joutou, Koyama-shi, Tochigi
- (72) Inventor. Takahiro Furukawa
 - c/o Fujitsu Digital Technology Co., Ltd.
 - 3-28-1 Joutou, Koyama-shi, Tochigi
- (72) Inventor: Akira Nozawa
 - c/o Fujitsu Digital Technology Co., Ltd.
 - 3-28-1 Joutou, Koyama-shi, Tochigi
- (71) Applicant: Fujitsu Co., Ltd.
 - 1015 Odanaka, Nakahara-ku, Kawasaki-shi, Kanagawa
- (74) Agent: Patent agent Sadakazu Igeta

Specifications

1. Title of the Invention

Phase comparison circuit

2. Claims

A phase comparison circuit comprising: a comparison means (31) which compares the phase of a read

CAWINDOWS/TEMPATEI 1-284112,DOC

clock (M) of a first phase – generated by a read clock generating means (30) which generates read clocks of a plurality of phases (M through M) corresponding to a plurality of memory stages so as to read the input data written in a memory comprising memory elements with the aforesaid plurality of stages – against the phase of write clock M of a first phase for writing input data to the first stage of the aforesaid memory based on a clock with the same rate as the aforesaid input data; and a synchronizing means which – using the timing of the read reference signal (S) with a prescribed rate which is output by the clock generating means (70) comprising a phase locked loop with a prescribed free-running oscillation frequency and used for accessing the read clock generating means (30) – restrikes the comparison result that is output by the aforesaid comparison means (81).

3. Detailed description of the invention

Overview

[The present invention] relates to a phase comparison circuit that uses the result of the comparison of the phases of a data write clock and a read clock to control the output of a phase locked loop with a predetermined free-running oscillation frequency and which generates a clock with a predetermined tate.

The object [of the present invention] is to realize a phase comparison circuit which is independent of the number of memory stages or the duty factor of a reference clock and which does not erroneously control a clock generating circuit.

[The present invention] comprise: a comparison means which compares the phase of a read clock of a first phase – generated by a read clock generating means which generates read clocks of a plurality of phases corresponding to a plurality of memory stages so as to read the input data written in a memory comprising memory elements with the aforesaid plurality of stages – against the phase of a write clock of a first phase for writing input data to the first stage of the aforesaid memory based on a clock with the same rate as the aforesaid input data; and a synchronizing means which – using the timing of a read reference signal with a prescribed rate which is output by the clock generating means comprising a phase locked loop with a prescribed free-running

CHWINDOWS/TEMPHEI 1-284132.DOC

oscillation frequency and used for accessing the read clock generating means - restrikes the comparison result that is output by the aforesaid comparison means.

Field of Industrial Use

The present invention relates to a phase comparison circuit that uses the result of the comparison of the phases of a data write clock and a read clock to control the output of a phase locked loop with a predetermined free-running oscillation frequency and which generates a clock with a predetermined rate.

An example of a synchronization process for correctly reproducing a signal in a digital transmission method is the stuff synchronization method where synchronization is achieved by the insertion and removal of stuff pulses.

With this method, synchronization is achieved at the side that sends and receives stuff pulses by converting the clock frequency by the insertion and removal of stuff pulses using a phase locked loop (hereinafter "PLL") comprising, among others, a buffer memory, read clock, write clock, phase comparison circuit and a voltage control oscillator circuit (hereinafter "VCO").

In this arrangement, the buffer memory uses a plurality of stages of FIFO memory elements to convert the clock frequency by converting serial data into a plurality of parallel data for data writing and by converting parallel data into serial data for data reading.

It is necessary for the said conversions to be done independently of changes in the number of stages in the buffer memory or the duty ratio of the clock and to minimize the jitter that occurs during the conversion.

Prior Art

Fig. 4 is a block diagram that illustrates the prior art. Fig. 5 depicts the processes of the prior art. Fig. 6 is a block diagram that illustrates a different prior art. Fig. 7 depicts the processes of a different prior art.

The prior art shown in Fig. 4 uses memory 1 whose number of stages is five bits. In this example, the clock phases that are being compared by the phase comparison circuit 4 are write clock N3 (= Nh/2) of a third phase and read clock N1 of a first phase.

C:\WINDOWS\TEMPHEI 1-284132.DOC

}

The write clock generator circuit 2 generates clocks M through Nn with n-phases from the write reference clock Φ which it receives in synchrony with the write data Φ .

The write clock M through M of the respective phase corresponds to stage n (bit) of memory 1.

Similarly, the read clock M through M of the respective phase which are generated by the read clock generator circuit 3 corresponds to stage n (bits) of memory 1.

Memory 1 receives write data Φ as serial data and uses the write clocks M through M to convert it to a parallel data by separating into individual stages (bits) which it writes and bolds. When the data is read using the read clocks M through M, the data is converted to and output as serial data.

The read clock generator circuit 3, the phase comparison circuit 4 and the clock generating circuit 5 form a digital PLL (hereinafter "DPLL"). The comparison result signal from the phase comparison circuit 4 is used as the direct current component which is used to change the free-running oscillation frequency which is then output as the read reference clock \mathfrak{G} .

The basic construction of the DPLL is such that the phase of an input signal that has been converted to a digital signal is compared against the phase of a signal that is output by a digital voltage control oscillator (hereinafter "VCO"). The result of the comparison is applied as a control signal to a digital VCO via a digital filter while the data is converted to an analog data for outputting as an output signal.

Fig. 5(A) shows how write data Φ is converted to parallel [data] and written. To explain, to write 5 bits of data A through E to memory 1, data A is written using the write clock N1, and data E is written using the write clock N5.

In terms of the phase for reading from memory 1, the greatest margin of safest against variability in clock phases is provided by starting the read operation at a phase position that is at the middle of the write clocks M through M.

To explain, since the timing for writing data to and the timing for reading data from memory 1 are asynchronous and the rates are moreover different, if the data write operation to memory 1 is begun

C/MD/DOWS/TEMP/HET 1-284132.DOC

simultaneously with the read operation, there is a possibility that old data may be read. Also if the read operation is begun after the data write operation to memory 1 is completed, problems such as the data processing time becoming lengthy are created.

Therefore, in the aforesaid example of 5 bits of data, data A through E, the reading of data A is started when the write operation of data C using write clock N3 is completed.

The phase comparison circuit 4 compares the phases of the write clock N3 and the read clock N1, and when the phases match, the level of the output showing the result of the comparison is "0" and no output is made; depending on the amount of difference an "H" or "L" signal is output.

The clock generating circuit 5 uses the comparison result signal \oplus ' to control the period of the read reference clock \oplus . To explain, as Fig. 5(B) shows, the said clock generating circuit generates a read reference clock \oplus whose period is shortened when the comparison result signal \oplus ' is "H," and lengthens the period when the result is "T,"

This means that the phase of read clock N1 moves back and forth along a time axis about the center of the write clock N3 as shown in Fig. 5(C).

In the aforementioned example of the prior art shown in Fig. 4, if the number of stages in memory 1 is changed from 5 bits to 10 bits and the phase comparison position in the phase comparison circuit 4 is kept the same as for the 5-bit case, that is, using write clock N3 and read clock M, a variability is created in the pre- and post-margin available in read clock M as shown in Fig. 5(D).

To elaborate, the available pre-margin is 2 bits and the available post-margin is 8 bits. Depending on the magnitude of the variability, it is possible that the data read operation results in reading the old data. It is therefore necessary to set the phase comparison position at the 6^{th} phase so that the pre- and post-margin are uniform.

Another example of the prior art shown in Fig. 6 comprises two flip-flop circuits (hereinafter "F.F. circuits") 61 and 62 which compare the phases of the write clock M and the read clock M and exclusive OR

CAWINDOWS/TEMPAREI 1-284132.DOC

logic circuit (hereinafter "E-OR circuit") 63 which performs an exclusive OR operation on the outputs of the F.F. circuits 61 and 62.

The PLL that constitute the clock generating circuit 7 in this example integrates the differences in time between the time when the phase comparison result signal \mathfrak{G}^n is "H" and the time when it is "L." When the sum of the differences reaches a certain value, the period of the read reference clock \mathfrak{G} is controlled and changed.

Therefore, with the example of the prior art shown in Fig. 6, there is no need to change the phase position where the comparison is made even if the number of memory stages is changed. Moreover, the duty factor of the clock that is used as the reference becomes irrelevant.

Problems to be Solved by the Invention

As the foregoing shows, with the example of the prior art shown in Fig. 4, it is necessary to change the phase position where the comparison is made whenever the number of memory stages is changed. Moreover, to set the position of the read clock at the center of the write clock, it is necessary for the duty factor of the compared write clock to be 50%.

On the other hand, with the example of the prior art shown in Fig. 6, even though there is no need to change the phase position where the comparison is made when the number of memory stages changes, and even though the duty factor of the clock that is used as the reference is irrelevant, since the rising edge of the phase comparison result signal \mathfrak{G}^n is asynchronous with respect to the read reference clock \mathfrak{G} , there is the possibility that clock generator circuit 7 will be erroneously controlled.

The object of the present invention is to provide a phase comparison circuit that is maffected by the number of memory stages or the duty factor of the reference clock and that will not erroneously control the clock generator circuit.

Means for Solving the Problems

Fig. 1 shows a block diagram which is used to explain the principle of the present invention. In Fig. 1 which is a block diagram showing the principle of the present invention, there is provided a read clock generating means 30 which, in order to read the input data written in a memory comprising a plurality of stages,

CHVINDOWS/TEMPHEI 1-284132.DOC

generates clocks M through M of a plurality of phases corresponding to the memory stages; 81 is a comparison means which compares the read clock M of a first phase generated by read clock generating means 30 against the phase of write clock M of a first phase for writing input data to the first stage memory based on a clock with the same rate as the input data; and 82 is a synchronizing means which, using the timing of the read reference signal $\mathfrak S$, restrikes the comparison result that is output by the comparison means 81 where the said read reference signal, possessing a prescribed rate and output by the clock generating means 70 comprising a phase locked loop with a prescribed free-running oscillation frequency, is used for accessing the read clock generating means 30. The aforesaid means are provided to solve the aforesaid problems.

Function

Comparison means 81 compares the phase of write clock M with a first phase used as a timing for writing data to a memory of the first stage against the phase of read clock M with a first phase used as a timing for writing data to a memory of the first stage. The comparison result that is output is restruck by synchronizing means 82 using the timing of the read reference clock which is output by the clock generating means 70 and used for accessing the read clock generating means 30. This allows the comparison position of the phase of the read clock against the phase of the write clock to be always kept at a fixed position regardless of the memory stage number or the duty factor of the reference clock and without erroneously controlling the clock generating means 70.

Embodiments

The gist of the present invention is described hereinbelow in specific terms using the embodiments shown in Fig. 2 and Fig. 3.

Fig. 2 is a block diagram depicting an embodiment of the present invention. Fig. 3 is used for explaining the processes performed in an embodiment of the present invention. The same identification numbers are used for the same objects in all figures.

The phase comparison circuit 80a of the present invention shown in Fig. 2 is an embodiment of the

C.WINDOWS/TEMPHEI 1-284132.DOC

phase comparison means 80 and comprises the functional blocks described hereinbelow. As the comparison means 81 described in Fig. 1, there is provided the comparison section 81a comprising two flip-flop circuits 61 and 62 described with reference to Fig. 6 and E-OR circuit 63; and as the synchronizing means 82, there is provided the synchronizing section 82a comprising inverter circuit 82b and two flip-flop circuits 82c and 82d.

In the present embodiment, memory 1 has the same construction as described in Fig. 4. In other words, the number of memory stages is 5 bits. The comparison of the phase of the write clocks M through N5 and the phase of the read clocks M through N5 is done using the write clock M and read clock M which are both the first phases.

The output of the comparison section 81a which compares the said two M clocks is the top signal shown in Fig. 3(c) (identified as phase comparison \mathfrak{G}^m) and the result of restriking the said signal in the synchronizing section 82a using the read reference clock (signal) \mathfrak{D} is the bottom signal shown in Fig. 3(c) (identified as synchronized phase comparison output \mathfrak{G}).

The clock generating circuit 70a of the present invention has the same construction as that explained with reference to Fig. 7. The clock generating circuit 70a integrates the difference between the time when the output of the synchronizing section 82a is "high" and the time when it is "low," and when the sum of the differences reaches a certain value, the said clock generating circuit controls the read reference clock (signal) © by changing its period.

When this is done, since the output © of the synchronizing section 82a is in synchrony with the read reference clock (signal) ©, erroneously controlling the clock generating circuit 70a is avoided.

Effect of the Invention

As the foregoing shows, the present invention realizes a phase comparison circuit that is unaffected by the number of memory stages or the duty factor of a reference clock and moreover will not erroneously control a clock generator circuit which generates a reference clock that is used for creating the read clocks.

4. Brief Explanation of the Figures

CAWINDOWS/TEMPHET 1-284132.DOC

Fig. 1 is a block diagram used to explain the principle of the present invention. Fig. 2 is a block diagram used to explain an embodiment of the present invention. Fig. 3 is a figure used to explain the processes performed in the embodiment of the present invention. Fig. 4 is a block diagram used to explain a prior art. Fig. 5 is a figure used to explain the processes performed in the prior art. Fig. 6 is a block diagram used to explain a different prior art. Fig. 7 is a figure used to explain the processes performed in the different prior art.

In the respective figures, 1 is a memory; 2 is a write clock generator circuit; 3 is a read clock generator circuit; 4 and 6 are phase comparison circuits; 5, 7, and 70a are clock generator circuits; 30 is a read clock generating means; 61, 62, 82c and 82d are F.F. circuits; 70 is a clock generating means; 80 is a phase comparison means; 80 as a phase comparison section; 81 is a comparison means; and 81a is a comparison section.

Agent: Patent agent Sadakazu Igeta [Seal of Patent Agent Sadakazu Igeta]

Fig. 1 Block Diagram used to explain the principle of the present invention

30: Read clock generating means

70: Clock generating means

80: Phase comparison means

81: Comparison means

82: Synchronization means

Write clock M

Read clock M

Comparison result output @

Read reference signal @

CAWINDOWS/TEMPHEI 1-284132_DOC

				1.
Fig. 2 Block diagram	used to explain an embodiment of	of the present invention		·
1:	Memory			·
· 2:	Write clock generating circuit		· ·	
. 3:	Read clock generating circuit		•	
61:	Flip-flop circuit			
62:				
	Flip-flop circuit			
	Clock generating circuit			•
81a:	Comparison section	•		Ö
. :	Synchronizing section	•		· . : .
Writed	•	•	; II.	*** * .
Read da				
	eference signal 3	·		
Read ref	ference signal ©			
				• .
. 3 Figure used to e	explain the processes performed i	n an embodiment of the p	resent invention	
(A) Write reference	signal ©	• • • • :		. 27 5.3
		, .		•
First phase	•			•
(B) Read reference si	gnal O			
First phase	•		•	•
(C) Phase comparison	ı ⊕ *			
	• •	,		•
Synchronized	d phase comparison output @	•		,
	•			•
·				-
				÷
NDOWS/TEMPHEI 1-284132.DO	x 10			

Write data O

Read data @

Write reference signal @ (clock)

Read reference clock 3

- 1: Memory
- 2: Write clock generator circuit
- 3: Read clock generator circuit
- 4. Phase comparison circuit
- 5. Clock generator circuit

Fig. 5 Figure used to explain the processes performed in a prior art

(A) Write reference signal @

Write side First phase

Write side Third phase

Write data

First phase

(B) Read reference signal ©

Read side First phase

Phase comparison output @

(C) Write side First phase

Write side Third phase

Read side First phase

(D) Write side First phase

CAWINDOWS/TEMPHEI 1-214132_DOC

Write side

Third phase

Read side

First phase

Pre-margin: 2 bits; post-margin: 8 bits

Fig. 6 Block diagram used to explain a different prior art

Write data O

Read data @

Write reference signal 3

Read reference clock @

- 1: Memory
- 2: Write clock generator circuit
- 3: Read clock generator circuit
- Phase comparison circuit
- 7. Clock generator circuit

Fig. 7 Figure used to explain the processes performed in the different prior art

Write reference signal @

Write side First phase

Read reference signal ©

Read side First phase

Phase comparison output @'

C:WINDOWS/TEMP/IEE 1-214132.DOG

This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

□ BLACK BORDERS
IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
FADED TEXT OR DRAWING
☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING
☐ SKEWED/SLANTED IMAGES
☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
☐ GRAY SCALE DOCUMENTS
LINES OR MARKS ON ORIGINAL DOCUMENT
☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
Потивр.

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.